

**INFORMATION DISCLOSURE  
CITATION IN AN  
APPLICATION**

(PTO-1449)

ATTY. DOCKET NO.  
**57454-072**

SERIAL NO.

APPLICANT  
**Shigeki OHBAYASHI**

FILING DATE  
**April 10, 2001**

GROUP  
**2818**

1c979 U.S. PTO  
09/829046

**U.S. PATENT DOCUMENTS**

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
<i>SM</i>	5,808,930	9/15/98	Wada et al.	365	63	
<i>SM</i>	6,088,276	7/11/00	Ukita	365	207	

**FOREIGN PATENT DOCUMENTS**

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No
<i>SM</i>	5-63091	3/12/93	Japan (with English abstract)				
<i>SM</i>	9-162305	6/20/97	Japan (with English abstract)				
<i>SM</i>	11-306762	11/5/99	Japan (with English abstract)				
<i>SM</i>	9-270468	10/14/97	Japan (with English abstract)				

**OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)**

<i>SM</i>	"A 14-ns 1-Mbit CMOS SRAM with Variable Bit Organization", by Kohno et al., IEEE Journal of Solid-State Circuits, Vol. 23; No. 5 (October 1988), pp. 1060-1066.

EXAMINER

*S. MAI*

DATE CONSIDERED

11-15-01